

TLC555 LinCMOS™ Timer

1 Features

- Very Low Power Consumption:
 - 1 mW Typical at $V_{DD} = 5\text{ V}$
- Capable of Operation in Astable Mode
- CMOS Output Capable of Swinging Rail to Rail
- High Output Current Capability
 - Sink: 100 mA Typical
 - Source: 10 mA Typical
- Output Fully Compatible With CMOS, TTL, and MOS
- Low Supply Current Reduces Spikes During Output Transitions
- Single-Supply Operation From 2 V to 15 V
- Functionally Interchangeable With the NE555; Has Same Pinout
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015.2
- Available in Q-Temp Automotive
 - High-Reliability Automotive Applications
 - Configuration Control and Print Support
 - Qualification to Automotive Standards

2 Applications

- Precision Timing
- Pulse Generation
- Sequential Timing
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position Modulation
- Linear Ramp Generator

3 Description

The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS™ process. The timer is fully compatible with CMOS, TTL, and MOS logic, and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power-supply voltage.


Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs must be tied to an appropriate logic level to prevent false triggering.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLC555C	SOIC (8)	4.9 mm × 3.91 mm
	PDIP (8)	9.81 mm × 6.38 mm
	SOP (8)	6.20 mm × 5.30 mm
	TSSOP (14)	5.00 mm × 4.40 mm
TLC555I	SOIC (8)	4.90 mm × 3.91 mm
	PDIP (8)	9.81 mm × 6.38 mm
TLC555M	LCCC (20)	8.89 mm × 8.89 mm
	CDIP (8)	9.60 mm × 6.67 mm
TLC555Q	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1 Features	1	8.2 Functional Block Diagram	15
2 Applications	1	8.3 Feature Description	15
3 Description	1	8.4 Device Functional Modes	19
4 Revision History	2	9 Application and Implementation	20
5 Device Comparison Table	3	9.1 Application Information	20
6 Pin Configuration and Functions	3	9.2 Typical Applications	20
7 Specifications	6	10 Power Supply Recommendations	26
7.1 Absolute Maximum Ratings	6	11 Layout	27
7.2 Recommended Operating Conditions	6	11.1 Layout Guidelines	27
7.3 Thermal Information	6	11.2 Layout Example	27
7.4 Electrical Characteristics: $V_{DD} = 2\text{ V}$ for TLC555C, $V_{DD} = 3\text{ V}$ for TLC555I	7	12 Device and Documentation Support	28
7.5 Electrical Characteristics: $V_{DD} = 5\text{ V}$	8	12.1 Receiving Notification of Documentation Updates	28
7.6 Electrical Characteristics: $V_{DD} = 15\text{ V}$	11	12.2 Community Resources	28
7.7 Electrical Characteristics: $V_{DD} = 5\text{ V}$	14	12.3 Trademarks	28
7.8 Typical Characteristics	14	12.4 Electrostatic Discharge Caution	28
8 Detailed Description	15	12.5 Glossary	28
8.1 Overview	15	13 Mechanical, Packaging, and Orderable Information	28

4 Revision History


Changes from Revision G (November 2008) to Revision H	Page
• Added <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1
• Deleted <i>Continuous total power dissipation</i> and <i>lead temperature</i> parameters from Absolute Maximum Ratings	6
• Changed values in the <i>Thermal Information</i> table to align with JEDEC standards	6
• Deleted <i>Dissipation Ratings</i> table	6

5 Device Comparison Table


DEVICE	T _A	V _{DD} RANGE	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	SSOP (PS)	TSSOP (PW)
TLC555C	0°C to 70°C	2 V to 15 V	✓	—	—	✓	✓	✓
TLC555I	–40°C to 85°C	3 V to 15 V	✓	—	—	✓	—	—
TLC555M	–55°C to 125°C	5 V to 15 V	—	✓	✓	—	—	—
TLC555Q	–40°C to 125°C	5 V to 15 V	✓	—	—	—	—	—

6 Pin Configuration and Functions

TLC555C: D, P, and PS Packages
8-Pin SOIC, PDIP, SOP
Top View



TLC555C: PW Package
14-Pin TSSOP
Top View




Pin Functions: TLC555C



NAME	PIN		I/O	DESCRIPTION
	SOIC, PDIP, SOP	TSSOP		
CONT	5	8	I	Controls comparator thresholds. Outputs 2/3 V _{DD} and allows bypass capacitor connection.
DISCH	7	12	O	Open collector output to discharge timing capacitor
GND	1	1		Ground
NC	—	2, 4, 6, 9, 11, 13	—	No internal connection
OUT	3	5	O	High current timer output signal
RESET	4	7	I	Active low reset input forces output and discharge low
THRES	6	10	I	End of timing input. THRES > CONT sets output low and discharge low.
TRIG	2	3	I	Start of timing input. TRIG < ½ CONT sets output high and discharge open.
V _{DD}	8	14	—	Power-supply voltage

TLC555


SLFS043H – SEPTEMBER 1983 – REVISED AUGUST 2016

www.ti.com
**TLC555I: D and P Packages
8-Pin SOIC, PDIP
Top View**

Pin Functions: TLC555I

PIN		I/O	DESCRIPTION
NAME	SOIC, PDIP		
CONT	5	I	Controls comparator thresholds. Outputs $2/3 V_{DD}$ and allows bypass capacitor connection.
DISCH	7	O	Open-collector output to discharge timing capacitor
GND	1	—	Ground
OUT	3	O	High current timer output signal
RESET	4	I	Active low reset input forces output and discharge low
THRES	6	I	End of timing input. $THRES > CONT$ sets output low and discharge low.
TRIG	2	I	Start of timing input. $TRIG < 1/2 CONT$ sets output high and discharge open.
V_{DD}	8	—	Power-supply voltage

**TLC555M: JG Package
8-Pin CDIP
Top View**

**TLC555M: FK Package
20-Pin LCCC
Top View**

Pin Functions: TLC555M

NAME	PIN		I/O	DESCRIPTION
	LCCC	CDIP		
CONT	12	5	I	Controls comparator thresholds. Outputs 2/3 V_{DD} and allows bypass capacitor connection.
DISCH	17	7	O	Open-collector output to discharge timing capacitor
GND	2	1	—	Ground
NC	1, 3, 4, 6, 8, 9, 11, 13, 14, 16, 18, 19	—	—	No internal connection
OUT	7	3	O	High current timer output signal
RESET	10	4	I	Active low reset input forces output and discharge low
THRES	15	6	I	End of timing input. THRES > CONT sets output low and discharge low.
TRIG	5	2	I	Start of timing input. TRIG < 1/2 CONT sets output high and discharge open.
V_{DD}	20	8	—	Power-supply voltage

**TLC555Q: D Package
8-Pin SOIC
Top View**

Pin Functions: TLC555Q

NAME	PIN		I/O	DESCRIPTION
	SOIC			
CONT	5		I	Controls comparator thresholds, Outputs 2/3 V_{DD} , allows bypass capacitor connection
DISCH	7		O	Open-collector output to discharge timing capacitor
GND	1		—	Ground
OUT	3		O	High current timer output signal
RESET	4		I	Active low reset input forces output and discharge low
THRES	6		I	End of timing input. THRES > CONT sets output low and discharge low
TRIG	2		I	Start of timing input. TRIG < 1/2 CONT sets output high and discharge open
V_{DD}	8		—	Power supply voltage

7 Specifications

7.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
Voltage	Supply, V_{DD} ⁽²⁾		18	V	
	Input, any input	-0.3	V_{DD}	V	
Current	Sink, discharge or output		150	mA	
	Source, output, I_O		15	mA	
Temperature	Operating, T_A	C-suffix	0	70	°C
		I-suffix	-40	85	°C
		Q-suffix	-40	125	°C
		M-suffix	-55	125	°C
	Case, for 60 seconds	FK package	-65	150	°C
	Storage, T_{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network GND.

7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, V_{DD}		2	15	V
Operating free-air temperature, T_A	TLC555C	0	70	°C
	TLC555I	-40	85	°C
	TLC555M	-55	125	°C
	TLC555Q	-40	125	°C

7.3 Thermal Information

THERMAL METRIC ⁽¹⁾		TLC555						UNIT
		D (SOIC)	FK (LCCC)	JG (CDIP)	P (PDIP)	PS (SOP)	PW (TSSOP)	
		8 PINS	20 PINS	8 PINS	8 PINS	8 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	113	n/a	120	58	120	135	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	58	37	81	48	72	61	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55	36	110	35	69	77	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	11	n/a	45	26	32	12	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	54	n/a	103	35	68	77	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	4.3	31	n/a	n/a	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.4 Electrical Characteristics: $V_{DD} = 2\text{ V}$ for TLC555C, $V_{DD} = 3\text{ V}$ for TLC555I

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT
V_{IT}	Threshold voltage	25°C	TLC555C	0.95	1.33	1.65	V
			TLC555I	1.6		2.4	
		Full range	TLC555C	0.85		1.75	V
			TLC555I	1.5		2.5	
I_{IT}	Threshold current	25°C	TLC555C		10		pA
			TLC555I		10		
		Max	TLC555C		75		pA
			TLC555I		150		
$V_{I(TRIG)}$	Trigger voltage	25°C	TLC555C	0.4	0.67	0.95	V
			TLC555I	0.71	1	1.29	
		Full range	TLC555C	0.3		1.05	V
			TLC555I	0.61		1.39	
$I_{I(TRIG)}$	Trigger current	25°C	TLC555C		10		pA
			TLC555I		10		
		Max	TLC555C		75		pA
			TLC555I		150		
$V_{I(RESET)}$	Reset voltage	25°C	TLC555C	0.4	1.1	1.5	V
			TLC555I	0.4	1.1	1.5	
		Full range	TLC555C	0.3		2	V
			TLC555I	0.3		1.8	
Control voltage (open-circuit) as a percentage of supply voltage	Max	TLC555C		66.7%			
		TLC555I		66.7%			
Discharge switch on-stage voltage	$I_{OL} = 1\text{ mA}$, 25°C	TLC555C		0.03	0.2	V	
		TLC555I		0.03	0.2		
		$I_{OL} = 1\text{ mA}$, Full range	TLC555C			0.25	V
			TLC555I			0.375	
Discharge switch off-stage current	25°C	TLC555C		0.1		nA	
		TLC555I		0.1			
	Max	TLC555C		0.5		nA	
		TLC555I		120			
V_{OH}	High-level output voltage	$I_{OH} = -300\text{ }\mu\text{A}$, 25°C	TLC555C	1.5	1.9		V
			TLC555I	2.5	2.85		
		$I_{OH} = -300\text{ }\mu\text{A}$, Full range	TLC555C	1.5			V
			TLC555I	2.5			
V_{OL}	Low-level output voltage	$I_{OL} = 1\text{ mA}$, 25°C	TLC555C		0.07	0.3	V
			TLC555I		0.07	0.3	
		$I_{OL} = 1\text{ mA}$, Full range	TLC555C			0.35	V
			TLC555I			0.4	
I_{DD}	Supply current ⁽²⁾	25°C	TLC555C			250	μA
			TLC555I			250	
		Full range	TLC555C			400	μA
			TLC555I			500	

(1) Full range is 0°C to 70°C for the TLC555C, and -40°C to 85°C for the TLC555I. For conditions shown as **Max**, use the appropriate value specified in the [Recommended Operating Conditions](#) table.

(2) These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

7.5 Electrical Characteristics: $V_{DD} = 5\text{ V}$

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT	
V_{IT}	Threshold voltage	25°C	TLC555C	2.8	3.3	3.8	V
			TLC555I	2.8	3.3	3.8	
			TLC555M	2.8	3.3	3.8	
			TLC555Q	2.8	3.3	3.8	
	Full range		TLC555C	2.7		3.9	V
			TLC555I	2.7		3.9	
			TLC555M	2.7		3.9	
			TLC555Q	2.7		3.9	
I_{IT}	Threshold current	25°C	TLC555C		10	pA	
			TLC555I		10		
			TLC555M		10		
			TLC555Q		10		
	Max		TLC555C		75	pA	
			TLC555I		150		
			TLC555M		5000		
			TLC555Q		5000		
$V_{I(TRIG)}$	Trigger voltage	25°C	TLC555C	1.36	1.66	1.96	V
			TLC555I	1.36	1.66	1.96	
			TLC555M	1.36	1.66	1.96	
			TLC555Q	1.36	1.66	1.96	
	Full range		TLC555C	1.26		2.06	V
			TLC555I	1.26		2.06	
			TLC555M	1.26		2.06	
			TLC555Q	1.26		2.06	
$I_{I(TRIG)}$	Trigger current	25°C	TLC555C		10	pA	
			TLC555I		10		
			TLC555M		10		
			TLC555Q		10		
	Max		TLC555C		75	pA	
			TLC555I		150		
			TLC555M		5000		
			TLC555Q		5000		
$V_{I(RESET)}$	Reset voltage	25°C	TLC555C	0.4	1.1	1.5	V
			TLC555I	0.4	1.1	1.5	
			TLC555M	0.4	1.1	1.5	
			TLC555Q	0.4	1.1	1.5	
	Full range		TLC555C	0.3		1.8	V
			TLC555I	0.3		1.8	
			TLC555M	0.3		1.8	
			TLC555Q	0.3		1.8	
$I_{I(RESET)}$	Reset current	25°C	TLC555C		10	pA	
			TLC555I		10		
			TLC555M		10		
			TLC555Q		10		
	Max		TLC555C		75	pA	
			TLC555I		150		
			TLC555M		5000		
			TLC555Q		5000		

(1) Full range is 0°C to 70°C the for TLC555C, -40°C to 85°C for the TLC555I, -40°C to 125°C for the TLC555Q, and -55°C to 125°C for the TLC555M. For conditions shown as **Max**, use the appropriate value specified in the [Recommended Operating Conditions](#) table.

Electrical Characteristics: $V_{DD} = 5\text{ V}$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
Control voltage (open circuit) as a percentage of supply voltage	Max	TLC555C	66.7%		
		TLC555I	66.7%		
		TLC555M	66.7%		
		TLC555Q	66.7%		
Discharge switch on-stage voltage	$I_{OL} = 10\text{ mA}$, 25°C	TLC555C	0.14	0.5	V
		TLC555I	0.14	0.5	
		TLC555M	0.14	0.5	
		TLC555Q	0.14	0.5	
	$I_{OL} = 10\text{ mA}$, Full range	TLC555C		0.6	V
		TLC555I		0.6	
		TLC555M		0.6	
		TLC555Q		0.6	
Discharge switch off-stage current	25°C	TLC555C	0.1		nA
		TLC555I	0.1		
		TLC555M	0.1		
		TLC555Q	0.1		
	Max	TLC555C	0.5		nA
		TLC555I	120		
		TLC555M	120		
		TLC555Q	120		
V_{OH} High-level output voltage	$I_{OH} = -1\text{ }\mu\text{A}$, 25°C	TLC555C	4.1	4.8	V
		TLC555I	4.1	4.8	
		TLC555M	4.1	4.8	
		TLC555Q	4.1	4.8	
	$I_{OH} = -1\text{ }\mu\text{A}$, Full range	TLC555C	4.1		V
		TLC555I	4.1		
		TLC555M	4.1		
		TLC555Q	4.1		
V_{OL} Low-level output voltage	$I_{OL} = 8\text{ mA}$, 25°C	TLC555C	0.21	0.4	V
		TLC555I	0.21	0.4	
		TLC555M	0.21	0.4	
		TLC555Q	0.21	0.4	
	$I_{OL} = 8\text{ mA}$, Full range	TLC555C		0.5	V
		TLC555I		0.5	
		TLC555M		0.6	
		TLC555Q		0.6	

Electrical Characteristics: $V_{DD} = 5\text{ V}$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT	
V_{OL} Low-level output voltage	$I_{OL} = 5\text{ mA}$, 25°C	TLC555C		0.13	0.3	V
		TLC555I		0.13	0.3	
		TLC555M		0.13	0.3	
		TLC555Q		0.13	0.3	
	$I_{OL} = 5\text{ mA}$, Full range	TLC555C			0.4	V
		TLC555I			0.4	
		TLC555M			0.45	
		TLC555Q			0.45	
	$I_{OL} = 3.2\text{ mA}$, 25°C	TLC555C		0.08	0.3	V
		TLC555I		0.08	0.3	
		TLC555M		0.8	0.3	
		TLC555Q		0.8	0.3	
	$I_{OL} = 3.2\text{ mA}$, Full range	TLC555C			0.35	V
		TLC555I			0.35	
		TLC555M			0.4	
		TLC555Q			0.4	
I_{DD} Supply current ⁽²⁾	25°C	TLC555C		170	350	μA
		TLC555I		170	350	
		TLC555M		170	350	
		TLC555Q		170	350	
	Full range	TLC555C			500	μA
		TLC555I			600	
		TLC555M			700	
		TLC555Q			700	

(2) These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

7.6 Electrical Characteristics: $V_{DD} = 15\text{ V}$

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT
V_{IT}	Threshold voltage	25°C	TLC555C	9.45	10	10.55	V
			TLC555I	9.45	10	10.55	
			TLC555M	9.45	10	10.55	
			TLC555Q	9.45	10	10.55	
	Full range	TLC555C	9.35		10.65	V	
		TLC555I	9.35		10.65		
		TLC555M	9.35		10.65		
		TLC555Q	9.35		10.65		
I_{IT}	Threshold current	25°C	TLC555C		10		pA
			TLC555I		10		
			TLC555M		10		
			TLC555Q		10		
	Max	TLC555C		75		pA	
		TLC555I		150			
		TLC555M		5000			
		TLC555Q		5000			
$V_{I(TRIG)}$	Trigger voltage	25°C	TLC555C	4.65	5	5.35	V
			TLC555I	4.65	5	5.35	
			TLC555M	4.65	5	5.35	
			TLC555Q	4.65	5	5.35	
	Full range	TLC555C	4.55		5.45	V	
		TLC555I	4.55		5.45		
		TLC555M	4.55		5.45		
		TLC555Q	4.55		5.45		
$I_{I(TRIG)}$	Trigger current	25°C	TLC555C		10		pA
			TLC555I		10		
			TLC555M		10		
			TLC555Q		10		
	Max	TLC555C		75		pA	
		TLC555I		150			
		TLC555M		5000			
		TLC555Q		5000			
$V_{I(RESET)}$	Reset voltage	25°C	TLC555C	0.4	1.1	1.5	V
			TLC555I	0.4	1.1	1.5	
			TLC555M	0.4	1.1	1.5	
			TLC555Q	0.4	1.1	1.5	
	Full range	TLC555C	0.3		1.8	V	
		TLC555I	0.3		1.8		
		TLC555M	0.3		1.8		
		TLC555Q	0.3		1.8		
$I_{I(RESET)}$	Reset current	25°C	TLC555C		10		pA
			TLC555I		10		
			TLC555M		10		
			TLC555Q		10		
	Max	TLC555C		75		pA	
		TLC555I		150			
		TLC555M		5000			
		TLC555Q		5000			

(1) Full range is 0°C to 70°C for TLC555C, –40°C to 85°C for TLC555I, –40°C to 125°C for the TLC555Q, and –55°C to 125°C for TLC555M. For conditions shown as **Max**, use the appropriate value specified in the [Recommended Operating Conditions](#) table.

Electrical Characteristics: $V_{DD} = 15\text{ V}$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT	
Control voltage (open circuit) as a percentage of supply voltage	Max	TLC555C		66.7%			
		TLC555I		66.7%			
		TLC555M		66.7%			
		TLC555Q		66.7%			
Discharge switch on-stage voltage	$I_{OL} = 100\text{ mA}$, 25°C	TLC555C		0.77	1.7	V	
		TLC555I		0.77	1.7		
		TLC555M		0.77	1.7		
		TLC555Q		0.77	1.7		
	$I_{OL} = 100\text{ mA}$, Full range	TLC555C				1.8	V
		TLC555I				1.8	
		TLC555M				1.8	
		TLC555Q				1.8	
Discharge switch off-stage current	25°C	TLC555C		0.1		nA	
		TLC555I		0.1			
		TLC555M		0.1			
		TLC555Q		0.1			
	Max	TLC555C		0.5			nA
		TLC555I		120			
		TLC555M		120			
		TLC555Q		120			
V_{OH} High-level output voltage	$I_{OH} = -10\text{ mA}$, 25°C	TLC555C	12.5	14.2		V	
		TLC555I	12.5	14.2			
		TLC555M	12.5	14.2			
		TLC555Q	12.5	14.2			
	$I_{OH} = -10\text{ mA}$, Full range	TLC555C	12.5				V
		TLC555I	12.5				
		TLC555M	12.5				
		TLC555Q	12.5				
	$I_{OH} = -5\text{ mA}$, 25°C	TLC555C	13.5	14.6			V
		TLC555I	13.5	14.6			
		TLC555M	13.5	14.6			
		TLC555Q	13.5	14.6			
	$I_{OH} = -5\text{ mA}$, Full range	TLC555C	13.5				V
		TLC555I	13.5				
		TLC555M	13.5				
		TLC555Q	13.5				
	$I_{OH} = -1\text{ mA}$, 25°C	TLC555C	14.2	14.9			V
		TLC555I	14.2	14.9			
		TLC555M	14.2	14.9			
		TLC555Q	14.2	14.9			
	$I_{OH} = -1\text{ mA}$, Full range	TLC555C	14.2				V
		TLC555I	14.2				
		TLC555M	14.2				
		TLC555Q	14.2				

Electrical Characteristics: $V_{DD} = 15\text{ V}$ (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT	
V_{OL} Low-level output voltage	$I_{OL} = 100\text{ mA}$, 25°C	TLC555C		1.28	3.2	V
		TLC555I		1.28	3.2	
		TLC555M		1.28	3.2	
		TLC555Q		1.28	3.2	
	$I_{OL} = 100\text{ mA}$, Full range	TLC555C			3.6	V
		TLC555I			3.7	
		TLC555M			3.8	
		TLC555Q			3.8	
	$I_{OL} = 50\text{ mA}$, 25°C	TLC555C		0.63	1	V
		TLC555I		0.63	1	
		TLC555M		0.63	1	
		TLC555Q		0.63	1	
	$I_{OL} = 50\text{ mA}$, Full range	TLC555C			1.3	V
		TLC555I			1.4	
		TLC555M			1.5	
		TLC555Q			1.5	
	$I_{OL} = 10\text{ mA}$, 25°C	TLC555C		0.12	0.3	V
		TLC555I		0.12	0.3	
		TLC555M		0.12	0.3	
		TLC555Q		0.12	0.3	
$I_{OL} = 10\text{ mA}$, Full range	TLC555C			0.4	V	
	TLC555I			0.4		
	TLC555M			0.45		
	TLC555Q			0.45		
I_{DD} Supply current ⁽²⁾	25°C	TLC555C		360	600	μA
		TLC555I		360	600	
		TLC555M		360	600	
		TLC555Q		360	600	
	Full range	TLC555C			800	μA
		TLC555I			900	
		TLC555M			1000	
		TLC555Q			1000	

(2) These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.



7.7 Electrical Characteristics: $V_{DD} = 5\text{ V}$

At $T_A = 25^\circ\text{C}$, over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT}	Threshold voltage	2.8	3.3	3.8	V
I_{IT}	Threshold current		10		pA
$V_{I(TRIG)}$	Trigger voltage	1.36	1.66	1.96	V
$I_{I(TRIG)}$	Trigger current		10		pA
$V_{I(RESET)}$	Reset voltage	0.4	1.1	1.5	V
$I_{I(RESET)}$	Reset current		10		pA
	Control voltage (open circuit) as a percentage of supply voltage		66.7%		
	Discharge switch on-stage voltage	$I_{OL} = 10\text{ mA}$	0.14	0.5	v
	Discharge switch off-stage current		0.1		nA
V_{OH}	High-level output voltage	$I_{OH} = -1\text{ mA}$	4.1	4.8	V
V_{OL}	Low-level output voltage	$I_{OL} = 8\text{ mA}$	0.21	0.4	V
		$I_{OL} = 5\text{ mA}$	0.13	0.3	V
		$I_{OL} = 3.2\text{ mA}$	0.08	0.3	V
I_{DD}	Supply current ⁽¹⁾		170	350	μA

(1) These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

7.8 Typical Characteristics




8 Detailed Description

8.1 Overview

The TLC555 is a precision timing device used for general-purpose timing applications up to 2.1 MHz.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated


Pin numbers are for all packages except the FK package. RESET can override TRIG, which can override THRES.

8.3 Feature Description

8.3.1 Monostable Operation

For monostable operation, any of these timers can be connected as shown in Figure 3. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the flip-flop (\bar{Q} goes low), drives the output high, and turns off Q1. Capacitor C then is charged through R_A until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the flip-flop (\bar{Q} goes high), drives the output low, and discharges C through Q1.

Feature Description (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 3. Circuit for Monostable Operation

Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high for at least 10 μ s before the end of the timing interval. When the trigger is grounded, the comparator storage time can be as long as 10 μ s, which limits the minimum monostable pulse width to 10 μ s. Because of the threshold level and saturation voltage of Q1, the output pulse duration is approximately $t_w = 1.1R_A C$. Figure 4 is a plot of the time constant for various values of R_A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V_{CC} . The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval.

Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not used it must be connected to V_{CC} .




Figure 4. Typical Monostable Waveforms




Figure 5. Output Pulse Duration vs Capacitance


Feature Description (continued)

8.3.2 Astable Operation

As shown in Figure 6, adding a second resistor, R_B , to the circuit of Figure 3 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multi-vibrator. The capacitor C charges through R_A and R_B and then discharges through R_B only. Therefore, the duty cycle is controlled by the values of R_A and R_B .

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ($\approx 0.67 \times V_{CC}$) and the trigger-voltage level ($\approx 0.33 \times V_{CC}$). As in the monostable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage.

Decoupling CONT voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications.



NOTE A: Decoupling CONT voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications.

Copyright © 2016, Texas Instruments Incorporated




Figure 6. Circuit for Astable Operation

Figure 7. Typical Astable Waveforms




Figure 8. Trigger and Threshold Voltage Waveform

Figure 7 shows typical waveforms generated during astable operation. The output high-level duration t_H and low-level duration t_L can be calculated as follows:

$$t_H = 0.693(R_A + R_B)C \tag{1}$$

$$t_L = 0.693(R_B)C \tag{2}$$

Other useful relationships are shown below:

$$\text{period} = t_H + t_L = 0.693(R_A + 2R_B)C \tag{3}$$

Feature Description (continued)

$$\text{frequency} \approx \frac{1.44}{(R_A + 2R_B)C} \tag{4}$$

$$\text{Output driver duty cycle} = \frac{t_L}{t_H + t_L} = \frac{R_B}{R_A + 2R_B} \tag{5}$$

$$\text{Output waveform duty cycle} = \frac{t_H}{t_H + t_L} = 1 - \frac{R_B}{R_A + 2R_B} \tag{6}$$

$$\text{Low-to-high ratio} = \frac{t_L}{t_H} = \frac{R_B}{R_A + R_B} \tag{7}$$




Figure 9. Free-Running Frequency

8.3.3 Frequency Divider

By adjusting the length of the timing cycle, the basic circuit of [Figure 6](#) can be made to operate as a frequency divider. [Figure 10](#) shows a divide-by-three circuit that makes use of the fact that re-triggering cannot occur during the timing cycle.




Figure 10. Divide-by-Three Circuit Waveforms


8.4 Device Functional Modes

Table 1 shows the device functional modes.

Table 1. Function Table

RESET VOLTAGE ⁽¹⁾	TRIGGER VOLTAGE ⁽¹⁾	THRESHOLD VOLTAGE ⁽¹⁾	OUTPUT	DISCHARGE SWITCH
<MIN	Irrelevant	Irrelevant	L	On
>MAX	<MIN	Irrelevant	H	Off
>MAX	>MAX	>MAX	L	On
>MAX	>MAX	<MIN	As previously established	

(1) For conditions shown as MIN or MAX, use the appropriate value specified under *Electrical Characteristics: V_{DD} = 5 V*.



Copyright © 2016, Texas Instruments Incorporated

Figure 11. Equivalent Schematic (Each Channel)

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

The TLC555 timer device uses resistor and capacitor charging delay to provide a programmable time delay or operating frequency. The *Typical Applications* section presents a simplified discussion of the design process.

9.2 Typical Applications

9.2.1 Missing-Pulse Detector

The circuit shown in [Figure 12](#) can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is re-triggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in [Figure 13](#).



Copyright © 2016, Texas Instruments Incorporated

Figure 12. Circuit for Missing-Pulse Detector

9.2.1.1 Design Requirements

Input fault (missing pulses) must be input high. An input stuck low cannot be detected because the timing capacitor (C) remains discharged.

9.2.1.2 Detailed Design Procedure

Choose R_A and C so that $R_A \times C > [\text{maximum normal input high time}]$. R_L improves V_{OH} , but it is not required for TTL compatibility.

Typical Applications (continued)

9.2.1.3 Application Curve





Figure 13. Completed Timing Waveforms for Missing-Pulse Detector

9.2.2 Pulse-Width Modulation

The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 14 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 15 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is shown, any wave shape could be used.



NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Copyright © 2016, Texas Instruments Incorporated

The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, consider the effects of modulation source voltage and impedance on the bias of the timer.

Figure 14. Circuit for Pulse-Width Modulation

Typical Applications (continued)

9.2.2.1 Design Requirements

The clock input must have V_{OL} and V_{OH} levels that are less than and greater than $1/3 V_{DD}$, respectively. Modulation input can vary from ground to V_{DD} . The application must be tolerant of a nonlinear transfer function; the relationship between modulation input and pulse width is not linear because the capacitor charge is RC based with an negative exponential curve.

9.2.2.2 Detailed Design Procedure

Choose R_A and C so that $R_A \times C = 1/4$ [clock input period]. R_L improves V_{OH} , but it is not required for TTL compatibility.

9.2.2.3 Application Curve





Figure 15. Pulse-Width-Modulation Waveforms

9.2.3 Pulse-Position Modulation

As shown in [Figure 16](#), any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and thereby the time delay of a free-running oscillator. [Figure 17](#) shows a triangular-wave modulation signal for such a circuit; however, any wave shape could be used.

Typical Applications (continued)



NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Copyright © 2016, Texas Instruments Incorporated

The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, consider the effects of modulation source voltage and impedance on the bias of the timer.

Figure 16. Circuit for Pulse-Position Modulation

Typical Applications (continued)

9.2.3.1 Design Requirements

Both DC- and AC-coupled modulation input changes the upper and lower voltage thresholds for the timing capacitor. Both frequency and duty cycle vary with the modulation voltage.

9.2.3.2 Detailed Design Procedure

The nominal output frequency and duty cycle can be determined using formulas in [Astable Operation](#). R_L improves V_{OH} , but it is not required for TTL compatibility.

9.2.3.3 Application Curve





Figure 17. Pulse-Position-Modulation Waveforms

9.2.4 Sequential Timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. [Figure 18](#) shows a sequencer circuit with possible applications in many systems, and [Figure 19](#) shows the output waveforms.

Typical Applications (continued)



NOTE A: S closes momentarily at $t = 0$.

Copyright © 2016, Texas Instruments Incorporated

S closes momentarily at $t = 0$.


Figure 18. Sequential Timer Circuit

9.2.4.1 Design Requirements

The sequential timer application chains together multiple monostable timers. The joining components are the 33-kΩ resistors and 0.001-μF capacitors. The output high to low edge passes a 10-μs start pulse to the next monostable.

9.2.4.2 Detailed Design Procedure

The timing resistors and capacitors can be chosen using this formula: $t_w = 1.1 \times R \times C$.

Typical Applications (continued)
9.2.4.3 Application Curve

Figure 19. Sequential Timer Waveforms
10 Power Supply Recommendations

The TLC555 requires a voltage supply within 2 V to 15 V. Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is 0.1- μ F ceramic in parallel with 1- μ F electrolytic. Place the bypass capacitors as close as possible to the TLC555 and minimize the trace length.

11 Layout

11.1 Layout Guidelines

Standard PCB rules apply to routing the TLC555. The 0.1- μF ceramic capacitor in parallel with a 1- μF electrolytic capacitor must be as close as possible to the TLC555. The capacitor used for the time delay must also be placed as close to the discharge pin. A ground plane on the bottom layer can be used to provide better noise immunity and signal integrity.

Figure 20 is the basic layout for various applications.

- C1—based on time delay calculations
- C2—0.01- μF bypass capacitor for control voltage pin
- C3—0.1- μF bypass ceramic capacitor
- C4—1- μF electrolytic bypass capacitor
- R1—based on time-delay calculations

11.2 Layout Example




Figure 20. Layout Example

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

LinCMOS, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC555CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL555C	Samples
TLC555CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL555C	Samples
TLC555CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL555C	Samples
TLC555CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL555C	Samples
TLC555CP	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC555CP	Samples
TLC555CPE4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLC555CP	Samples
TLC555CPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P555	Samples
TLC555CPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P555	Samples
TLC555CPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P555	Samples
TLC555CPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	P555	Samples
TLC555ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL555I	Samples
TLC555IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL555I	Samples
TLC555IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL555I	Samples
TLC555IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL555I	Samples
TLC555IP	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC555IP	Samples
TLC555IPE4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC555IP	Samples
TLC555QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL555Q	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC555QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TL555Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC555 :

- Automotive: [TLC555-Q1](#)

- Military: [TLC555M](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC555CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC555CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC555IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC555QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC555QDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC555CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC555CPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TLC555IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLC555QDR	SOIC	D	8	2500	350.0	350.0	43.0
TLC555QDRG4	SOIC	D	8	2500	350.0	350.0	43.0

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated